Celero Communications, Inc. in Irvine, CA is seeking a Principal Design Validation & Test (DVT) Engineer to lead post-silicon validation for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. You will drive silicon characterization and readiness for customer deployment. You will collaborate across Architecture, RTL, Firmware, Systems and Customers, shaping validation strategy, building automation frameworks in Python, and ensuring production-ready validation

Matching similar jobs

Level

Lead L6

Salary

$180,000 - $240,000 per year

Location

Irvine, CA

Occupation

Validation Engineers

Industry

Semiconductor and Related Device Manufacturing

Posted

2 days ago

APPLY NOW