Actalent is seeking a Senior RTL Design Engineer to design, implement, and optimize RTL for portions of the Velaura SoC. You will collaborate with architects, software teams, and cross-disciplinary engineers to deliver robust microarchitectures.
You will work on hardware/software co-design, define hardware interfaces, and optimize for performance, power, area, and reliability, while partnering with verification and physical design teams throughout the cycle.