Hybrid Senior ASIC Physical Design Engineer Timing & Flow

Hewlett Packard Enterprise is seeking an experienced ASIC Physical Design Engineer to drive design quality, timing closure, and scalable implementation across advanced processes. You will collaborate with design, DFT, signal integrity, and architecture teams to deliver physically aware designs and improve flows. Hybrid work with about two days in-office enables collaboration and hands-on mentoring.