SiMa.ai in San Jose, CA is seeking a Principal Engineer, AI & ML Design Verification to lead MLA verification efforts and develop test benches using UVM and SystemVerilog.
Responsibilities include architecture discussions, test plan execution, debugging, and collaboration with architecture, SoC hardware, and software teams. Requires 12+ years in pipeline-based verification and AMBA/SVA knowledge.
